

CLOCK SKEW PREVENTING CIRCUIT

Patent Number: JP11202970
Publication date: 1999-07-30
Inventor(s): OOSERA SHINICHI
Applicant(s): TOSHIBA MICROELECTRONICS CORP;; TOSHIBA CORP
Requested Patent: JP11202970
Application Number: JP19980007780 19980119
Priority Number(s):
IPC Classification: G06F1/10; H03K19/0175
EC Classification:
Equivalents:

Abstract

PROBLEM TO BE SOLVED: To output a clock signal having no clock skew by inputting clock signals having clock skews and to prevent the waveform of the outputted clock signal from being weakened.
SOLUTION: This circuit is equipped with plural input lines 11a, 11b, and 11c for inputting plural clock signals and also equipped with a logic circuit 14 which inputs the plural clock signals and outputs a clock signal synchronized with the slowest clock signal among them. Then this circuit is equipped with output lines 17a, 17b, and 17c which input the clock signal outputted from this logic circuit 14 to a buffer and output plural clock signals.

Data supplied from the esp@cenet database - I2